Interconnect infrastructure that facilitates communication between various components, such as cores, memory, peripherals, or chiplets, within a chip or across multiple chips. It is a high-speed, scalable network-like structure designed to manage data transfer, ensuring efficient, low-latency, and high-bandwidth communication.