baya_logo_white
Contact Us
baya_logo_white

In the News

FPGAs Find New Workloads In The High-Speed AI Era
FPGAs Find New Workloads In The High-Speed AI Era
From Bottleneck to Breakthrough- Scalable Fabric IP for High- Bandwidth AI and HPC Systems
From Bottleneck to Breakthrough: Scalable Fabric IP for High- Bandwidth AI and HPC Systems
Multiple AI Scale-Up Options Emerge
Multiple AI Scale-Up Options Emerge
Baya Systems Opens Cambridge Office For Chiplet Development
Baya Systems Opens Cambridge Office For Chiplet Development
Small Vs. Large Language Models
Small Vs. Large Language Models
Baya Systems x Tenstorrent - TT Ascalon TN
Developing RISC-V Compute Subsystems
Navigating The Challenges Of Group Design Projects
Navigating The Challenges Of Group Design Projects
Solving the Real Roadblock of Next-Generation AI
AiThority: Solving the Real Roadblock of Next-Generation AI
Security Requirements And Penalties Grow For Chipmakers
Security Requirements And Penalties Grow For Chipmakers
W_AI’s_Value In Chip Design Depends On Data Availability
AI’s Value In Chip Design Depends On Data Availability
Silicon Lifecycle Management Gains Traction, But It’s Complicated
Silicon Lifecycle Management Gains Traction, But It’s Complicated
Government Funding For Chip Design Tools Spreads
Government Funding For Chip Design Tools Spreads
AI’s_Value In Chip Design Depends On Data Availability
Best Options For Using AI In Chip Design
AI Drives More Realistic Gaming
AI Drives More Realistic Gaming
Frost & Sullivan’s 2025
Baya Systems Receives Frost & Sullivan’s 2025 Award
EE times banner
New Fabrics Enable Efficient AI Acceleration
Moving Data Faster
Baya Systems: Moving Data Faster
Scale-within, Scale-up and Scale-out Fabrics
Scale-within, Scale-up and Scale-out Fabrics Enable Efficient AI Acceleration
Baya Systems to Share Insights
Baya Systems to Share Insights on Chiplet Integration, AI Scalability at DAC 2025
Baya Systems and Imagination
Why Your Heterogeneous Compute System Isn’t Performing… and What to Do About It
Picture of Nandan Naympally
That Tech Pod: The Data Movement Crisis in AI – How Baya is Rethinking AI Infrastructure
Embedded World 2025 - Baya Systems
Embedded world 2025 – Baya Systems Intro with Nandan Nayampally
Baya Systems Interconnects - Embedded World
Baya Systems AI-optimized chiplet interconnects at Embedded World 2025 WeaverPro, WeaveIP RISC-V HPC
skill up scale up
Baya Systems New NeuraScale Upscales Traditional Switching Architectures
Neuralscale_100x AI chiplet boost - Baya Systems
Baya’s NeuraScale Fabric Sees 100x AI Chiplet Boost
EDA Cafe Solving AI’s Biggest Challenge
EDA Cafe: Solving AI’s Biggest Challenge
In the news_article
citybiz: Q&A with Nandan Nayampally, CCO of Baya Systems
Developing the Framework of Chiplet Economy
The Volt Post: Developing the Framework of Chiplet Economy
Baya Systems Breaking the AI Data Bottleneck
Baya Systems: Breaking the AI Data Bottleneck
Baya Systems Secures $36M to Innovate AI and Chiplet Technologies
Investors Hangout: Baya Systems Secures $36M to Innovate AI and Chiplet Technologies
EPDT News Industry Veterans Join Baya Systems
EPDT News: Industry Veterans Join Baya Systems
Baya Systems Secures $36M+ Series B Round
VC News Daily: Baya Systems Secures $36M+ Series B Round
In the news_article
eeNews Europe: Baya Systems raises $36m for Chiplet Tech
EETimes A Week of Chiplet Traction
EETimes: A Week of Chiplet Traction
Converge Network Digest Baya Systems Raises $36M to Drive AI and Chiplet Innovations
Converge Network Digest: Baya Systems Raises $36M to Drive AI and Chiplet Innovations
Embedded.com Baya Systems Raises $36M to Accelerate Intelligent Compute with Chiplet Technology
Embedded.com: Baya Systems Raises $36M to Accelerate Intelligent Compute with Chiplet Technology
VentureBeat Baya Systems raises usd36M for AI and Chiplet Innovation
VentureBeat: Baya Systems raises $36M for AI and Chiplet Innovation
Semiconductor Engineering Barriers To Chiplet Sockets
Semiconductor Engineering: Barriers To Chiplet Sockets (Part 3)
Semiconductor Engineering What Comes After HBM For Chiplets
Semiconductor Engineering: What Comes After HBM For Chiplets (Part 2)
Defining The Chiplet Socket
Semiconductor Engineering: Defining The Chiplet Socket (Part 1)
Weaving State-of-the-Art Chiplet and SoC Fabrics
Electronics Engineering Journal: Weaving State-of-the-Art Chiplet and SoC Fabrics
Transformer-specialized ASIC; new NoC IP solutions; formal verification for C++ designs
EDA Cafe: Transformer-specialized ASIC; new NoC IP solutions; more
Baya Systems looks to transform SoCs and Chiplets for emerging Applications
NewElectronics: Baya Systems looks to transform SoCs and Chiplets for emerging Applications
Tenstorrent licenses Baya’s WeaveIP
Electronics Weekly: Tenstorrent licenses Baya’s WeaveIP
News-Software IP Aids Sophisticated SoC Development
Electronic Product Design and Test: Software/IP Aids Sophisticated SoC Development
Startup Emerges from Stealth to Address Chiplet Design Complexity
EETimes: Startup Emerges from Stealth to Address Chiplet Design Complexity
Baya Systems emerges from Stealth with Chiplet Interconnect
eeNews Europe: Baya Systems emerges from Stealth with Chiplet Interconnect